How to Handle RESET in UVM

1

By Shoaib in: System Verilog , UVM // April 8, 2013

A reset can be considered as an event that occurs unexpectedly . There are two types of reset i.e the hard reset and soft reset. Once the reset is applied to the DUT,it will cause the DUT to immediatly stopContinue…

image

Multiple Inheritance in System Verilog !!!

3

By Shoaib in: System Verilog //

Does System Verilog support Multiple Inheritance,if that is a question in your mind .You would probably get an answer saying “NOOOO ,System Verilog Does not support Multiple Inheritance ” Is there a way i can get my class inherit fromContinue…

image

Connecting a UVM Driver/Agent with a Verilog BFM

7

By Shoaib in: System Verilog , UVM // April 2, 2013

In most of the projects you would come across a situation in which there is Verilog BFM and the TestBench has to be connecting a UVM Environment with the BFM,A simple way to accomplish this is connecting the UVM Driver/AgentContinue…

image

TLM in UVM- Introduction

2

By Shoaib in: System Verilog , UVM // March 30, 2013

This is a second video in the series i.e UVM tutorials ,In this video i have talked about Verification basics and Phases basics in UVM and had gone to introducing TLM get communication . I hope you liked the video,iContinue…

image

Cross-module reference resolution error, illegal use of modport

0

By Shoaib in: System Verilog // March 14, 2013

Earlier today when i was running my UVM environment i ran into this error,i was very much surprised to see the same code was working in questa and VCS throwing up this nasty error.After a bit of trail and errorContinue…

image

can we connect export to more than one port??

1

By Shoaib in: System Verilog , UVM // December 20, 2012

the answer is YES,you can connect an export to more than one ports but to do that we have to instantiate the the export with a constructor that looks like this. uvm_blocking_put_port(<packet>) put_export; put_export = new("put_export",this,1,2); now the additional twoContinue…

image

Error while running UVM

0

By Shoaib in: System Verilog , UVM // December 13, 2012

Hi all ,its been a while since i have updated my blog,i got the following error while i was running my UVM environment and i just didn’t know what to do ,i wasted almost all day in debugging my environmentContinue…

image

Follow Me Over Here On twitter